

### General Description

SY50583 is a Buck regulator targeting at constant current/constant voltage (CC/CV) applications. It integrates a 700V/7Ω MOSFET in a compact SO8 package to minimize the size.

SY50583 adopts the quasi-resonant operation and burst mode control to achieve the highest average efficiency and the best EMI performance. The no-load switching frequency can be as low as 2 kHz, minimizing the no-load power loss

SY50583 provides reliable protections such as short circuit protection (SCP), over voltage protection (OVP), over temperature protection (OTP), etc.

### Features


- Integrated 700V MOSFET
- CC/CV Control Eliminates Aux-winding
- Quasi-Resonant (QR) mode to Achieve Low Switching Losses
- Low Start Up Current: 15 μA Typical
- Maximum Frequency Limit: 45kHz
- Compact Package: SO8

### Applications


- AC/DC Adapters
- Battery Chargers

Recommended Operating Output Power	
Products	90~264Vac
SY50583	4.2W

### Typical Applications



## Ordering Information



Ordering Number	Package	Top Mark
SY50583FAC	SO8	ASExyz

x=year code, y=week code, z= lot number code

## Pinout (top view)

Pin Name	Pin number	Pin Description
GND	1	Ground Pin.
ISET	2	Current set pin. Connect a resistor to program the output limit current.
VIN	3	Power supply pin.
VSEN	4	Voltage sense pin. Connect to a resistor divider of inductor or auxiliary winding to sense output voltage.
LX	5,6,7,8	Internal HV MOSFET drain pin.

## Absolute Maximum Ratings (Note 1)

ISET	-0.3V~3.6V
VIN, VSEN	-0.3V~17V
I <sub>VIN</sub>	10mA
I <sub>LX</sub>	1.4A
LX	700V
Power Dissipation, @ TA = 25 °C SO8	1.1W
Package Thermal Resistance (Note 2)	
SO8, $\theta_{JA}$	125 °C/W
SO8, $\theta_{JC}$	60 °C/W
Junction Temperature Range	-45 °C to 150 °C
Lead Temperature (Soldering, 10 sec.)	260 °C
Storage Temperature Range	-65 °C to 150 °C

## Recommended Operating Conditions

VIN	9V~16V
I <sub>SEN</sub>	0V~1V
Junction Temperature Range	-40 °C to 125 °C

**Electrical Characteristics**

 ( $V_{VIN} = 12V$  (Note 3),  $T_A = 25\text{ }^\circ\text{C}$  unless otherwise specified)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Power Supply Section</b>						
VIN Turn-on Threshold	$V_{VIN\_ON}$		13.5	14.6	16	V
VIN Turn-off Threshold	$V_{VIN\_OFF}$		6.3	7	7.8	V
Startup Current	$I_{ST}$			15	18	$\mu\text{A}$
<b>VSEN Pin Section</b>						
VSEN Pin Over Voltage	$V_{VSEN\_OVP}$			$V_{VSEN\_REF} \times 1.03$		V
VSEN Pin Reference Voltage	$V_{VSEN\_REF}$		1.215	1.25	1.285	V
<b>Driver Section</b>						
Min ON Time	$T_{ON\_MIN}$			300		ns
Max ON Time	$T_{ON\_MAX}$			25		$\mu\text{s}$
Min OFF Time	$T_{OFF\_MIN}$			1.8		$\mu\text{s}$
Max OFF Time	$T_{OFF\_MAX}$			150		$\mu\text{s}$
Minimum Switching Period	$T_{PERIOD\_MIN}$			22		$\mu\text{s}$
<b>ISET Pin Section</b>						
Current Reference	$V_{REF}$		620	675	710	mV
<b>Integrated MOSFET Section</b>						
BV of HV MOSFET	$V_{BV}$	$V_{GS}=0V, I_{DS}=250\text{ }\mu\text{A}$	700			V
Static Drain-Source On-Resistance	$R_{DSON}$	$V_{GS}=12V, I_{DS}=0.1A$		7	8.5	$\Omega$
<b>Thermal Section</b>						
Thermal Shutdown Temperature	$T_{SD}$			150		$^\circ\text{C}$

**Note 1:** Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25\text{ }^\circ\text{C}$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2” x2” FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal via to bottom layer ground plane.







**Note 3:** Increase VIN pin voltage gradually higher than  $V_{VIN\_ON}$  voltage then turn down to 12V.

### Block Diagram



## Typical Performance Characteristics

(Test condition: input voltage: 90~264Vac; output spec: 12Vdc\_0.35A; Ambient temperature: 25±5 °C; Ambient humidity: 65±25%.)



## Operation Principles

### Start-up Operation

After AC supply or DC BUS is powered on, the rectified BUS voltage will ramp up. The capacitor across VIN and GND pins,  $C_{VIN}$ , is charged up by the BUS voltage through a startup resistor  $R_{ST}$ . When  $V_{VIN}$  rises to  $V_{VIN\_ON}$ , the internal blocks will start the operation.  $V_{VIN}$  will subsequently be pulled down by the power consumption of the circuitry until the auxiliary winding of Flyback transformer can supply sufficient energy to maintain  $V_{VIN}$  above  $V_{VIN\_OFF}$ .

The start-up procedure is divided into two sections, as shown in Fig.1:  $t_{STC}$  is the  $C_{VIN}$  charged up section, and  $t_{STO}$  is the output voltage built-up section. The startup time  $t_{ST}$  composes of  $t_{STC}$  and  $t_{STO}$ , and usually  $t_{STO}$  is much smaller than  $t_{STC}$ .




Fig.1 Start up

The startup resistor  $R_{ST}$  and  $C_{VIN}$  are designed by the following rules:

(a) Preset start-up resistor  $R_{ST}$ , make sure that the current through  $R_{ST}$  is larger than  $I_{ST}$  and smaller than  $I_{VIN\_OVP}$

$$R_{ST} < \frac{V_{BUS}}{I_{ST}} \quad (1)$$

Where  $V_{BUS}$  is the BUS line voltage.

(b) Select  $C_{VIN}$  to obtain an ideal start up time  $t_{ST}$ , and ensure the output voltage is built up at one time.

$$C_{VIN} = \frac{\left(\frac{V_{BUS}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VIN\_ON}} \quad (2)$$

(c) If  $R_{ST}$  and  $C_{VIN}$  are chosen to a very small startup time, SCP and OVP power loss will be large. Then  $C_{VIN}$  and  $R_{ST}$  time constant should be increased.

Proprietary self-bias technique allows  $C_{VIN}$  to be charged every switching cycle. There is no need to add auxiliary winding for power supply.  $C_{VIN}$  can be chosen with small value and small package to save cost

### Shut-down Operation

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Flyback transformer cannot supply enough energy to the VIN pin,  $V_{VIN}$  will decrease. Once  $V_{VIN}$  is below  $V_{VIN\_OFF}$ , the IC will stop working.

### Quasi-Resonant Operation (valley detection)

The Quasi-Resonant switching mode is applied, which means to turn on the integrated MOSFET at voltage valley. QR mode operation provides the low turn-on switching losses for Flyback converter.




Fig.2 QR mode operation

$V_{SEN}$  pin detects the inductor voltage by a resistor divider. When the voltage across drain and source of the integrated MOSFET is at voltage valley, the MOSFET would be turned on.

### Output voltage control (CV control)

In order to achieve primary side constant voltage control, the output voltage is sensed by the inductor voltage.




Fig.3 VSEN pin connection

As shown in Fig.4, during OFF time, the voltage across the inductor is

$$V_L = V_{OUT} + V_{D,F} \quad (3)$$

$V_{D,F}$  is the forward voltage of the power diode;  $V_L$  is the voltage across the inductor.




Fig.4 inductor voltage waveforms

At the current zero-crossing point,  $V_{D,F}$  is zero, so  $V_{OUT}$  is proportional to  $V_{AUX}$ . The voltage of this point is sampled by the IC as the feedback of output voltage. The resistor divider is designed by.

$$\frac{V_{VSEN\_REF}}{V_{OUT}} = \frac{R_{VSEND}}{R_{VSENU} + R_{VSEND}} \quad (4)$$

Where  $V_{VSEN\_REF}$  is the internal voltage reference.

**Output current control (CC control)**

The switching waveforms are shown in Fig.5. The maximum output current  $I_{OUT\_LIM}$  can be set by

$$I_{OUT\_LIM} = \frac{I_{PK}}{2} \times \frac{t_{EFF}}{t_s} \quad (5)$$

Where  $I_{PK}$  is the peak current of the inductor;  $t_{EFF}$  is the effective time of inductor current rising and falling;  $t_s$  is the switching period.

$I_{PK}$  and  $t_{EFF}$  can be detected by ISET and VSEN pin, which is shown in Fig.5. These signals are processed and applied to the negative input of the gain modulator. In static state, the positive and negative inputs are equal.

$$V_{REF} = I_{PK} \times R_{ISET} \times K \times \frac{t_{EFF}}{t_s} \quad (6)$$




Fig.5 switching waveforms




Fig.6 Output current detection diagram

Finally, the output limit current  $I_{OUT\_LIM}$  can be represented by

$$I_{OUT\_LIM} = \frac{V_{REF}}{2R_{ISET}} \quad (7)$$

Where  $V_{REF}$  is the internal reference voltage;  $R_{ISET}$  is the current set resistor.  $I_{OUT\_LIM}$  can be programmed by  $R_{ISET}$ .

$$R_{ISET} = \frac{V_{REF}}{2I_{OUT\_LIM}} \quad (8)$$

When the over current operation or short circuit operation takes place, the output current will be limited at  $I_{OUT\_LIM}$ . The V-I curve is shown as Fig.7.




Fig.7 V-I curve

### Line regulation modification

The IC provides line regulation modification function to improve line regulation performance.

Due to the sample delay of ISET pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage  $\Delta V_{ISET\_C}$  is added to ISET pin during ON time to improve such performance. This  $\Delta V_{ISET\_C}$  is adjusted by the upper resistor of the divider connected to VSEN pin.

$$\Delta V_{ISET\_C} = (V_{BUS} - V_{OUT}) \times \frac{k_1}{R_{VSENU}} \times R_{ISET} \quad (8)$$

Where  $R_{VSENU}$  is the upper resistor of the divider;  $k_1$  is an internal constant as the modification coefficient.

The compensation is mainly related with  $R_{VSENU}$ , larger compensation is achieved with smaller  $R_{VSENU}$ .

## Fault Protection modes

### Over-temperature Protection (OTP)

SY50583 includes over-temperature protection (OTP) circuitry to prevent the overheating due to the excessive power dissipation. It will shut down the switching operation when the junction temperature exceeds the OTP threshold, about 150 °C. In OTP mode, if the junction temperature decreases by approximately 20 °C, the IC will resume the normal operation. For a continuous normal operation, provide an adequate cooling so that the junction temperature does not exceed the OTP threshold.

### Short Circuit Protection (SCP)

When the output is shorted, demagnetizing voltage of inductor is zero,  $T_{OFF}$  will be clamped at  $T_{OFF\_MAX}$ . When  $T_{OFF\_MAX}$  shows up for 64 times, SCP is triggered and the IC will discharge  $V_{VIN}$  by an internal current source  $I_{VIN\_SCP}$ . Once  $V_{VIN}$  is below  $V_{VIN\_OFF}$ , the IC will shut down and be charged again by BUS voltage through start up resistor. If the short circuit condition still exists, the system will operate in hiccup mode.

## Power Supply Design Considerations

### Power Rating

A few applications are shown as below.

Products	Input range	Output		Temperature rise
		Power	Voltage/Current	
SY50583	90Vac~264Vac	3.6W	12V/0.3A	45°C
	90Vac~264Vac	4.2W	12V/0.35A	50°C

The test is conducted in a natural cooling condition at 25 °C ambient temperature.

### MOSFET and Diode

When the operation condition is with the maximum input voltage and full load, the voltage stress of the integrated MOSFET and output power diode is maximized;

$$V_{MOS\_DS\_MAX} = \sqrt{2} V_{AC\_MAX} \quad (9)$$

$$V_{D\_R\_MAX} = \sqrt{2} V_{AC\_MAX} \quad (10)$$

Where  $V_{AC\_MAX}$  is maximum input AC RMS voltage. When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

### Inductor (L)

In Quasi-Resonant mode, each switching period cycle,  $t_s$  consists of three parts: current rising time  $t_1$ , current falling time  $t_2$  and quasi-resonant time  $t_3$  shown in Fig.8.




Fig.8 switching waveforms



Under the conditions of the minimum input AC RMS voltage and full load, the switching frequency is minimum while the peak current through integrated MOSFET is maximum.

Once the minimum frequency  $f_{S\_MIN}$  is set, the inductance of the transformer could be designed. The design flow is shown below:

(a) Preset minimum frequency  $f_{S\_MIN}$

(b) Compute relative  $t_s, t_1$

$$t_s = \frac{1}{f_{S\_MIN}} \quad (11)$$

$$t_1 = \frac{t_2 \times (V_{OUT} + V_{D\_F})}{(\sqrt{2} \times V_{AC\_MIN} - V_{OUT})} \quad (12)$$

$$t_2 = t_s - t_1 \quad (13)$$

Where  $V_{D\_F}$  is the forward voltage of the diode

(c) Compute maximum peak current  $I_{L\_PK\_MAX}$  and inductor L.

$$I_{L\_PK\_MAX} = \frac{2 \times V_{OUT} \times I_{OUT}}{\sqrt{2} \times V_{AC\_MIN} \times \frac{t_1}{t_s} \times \eta} \quad (14)$$

$$L = \frac{(\sqrt{2} V_{AC\_MIN} - V_{OUT}) \times t_1}{I_{L\_PK\_MAX}} \quad (15)$$

(f) Compute RMS current of the inductor

$$I_{L\_RMS\_MAX} = \frac{I_{L\_PK\_MAX}}{\sqrt{3}} \quad (16)$$

(g) Compute RMS current of the MOSFET

$$I_{MOS\_RMS\_MAX} = I_{L\_PK\_MAX} \times \sqrt{\frac{t_1}{3t_s}} \quad (17)$$

### Inductor Design Considerations

The key transformer parameters are shown below:

Necessary parameters	
Inductance	L
inductor maximum current	$I_{L\_PK\_MAX}$
inductor maximum RMS current	$I_{L\_RMS\_MAX}$

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area  $A_e$ .

(b) Preset the maximum magnetic flux  $\Delta B$

$$\Delta B = 0.22 \sim 0.26 T$$

(c) Compute inductor turn N

$$N = \frac{L \times I_{L\_PK\_MAX}}{\Delta B \times A_e} \quad (18)$$

(d) Select an appropriate wire diameter

With  $I_{L\_RMS\_MAX}$ , select appropriate wire to make sure the current density ranges from  $4A/mm^2$  to  $10A/mm^2$ .

(e) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

### Input capacitor $C_{BUS}$

Generally, the input capacitor  $C_{BUS}$  is selected by

$C_{BUS} = 4\mu F / W$  (half bridge rectifier), or

$C_{BUS} = 2\mu F / W$  (full bridge rectifier)

Or more accurately by (full bridge rectifier)

$$C_{BUS} = \frac{\arcsin\left(1 - \frac{\Delta V_{BUS}}{\sqrt{2} V_{AC\_MIN}}\right) + \frac{\pi}{2}}{\pi} \times \frac{P_{OUT}}{\eta} \times \frac{1}{2f_{IN} V_{AC\_MIN}^2 \left[1 - \left(1 - \frac{\Delta V_{BUS}}{\sqrt{2} V_{AC\_MIN}}\right)^2\right]} \quad (19)$$

Where  $\Delta V_{BUS}$  is the voltage ripple of BUS line.

### Layout Considerations

- (a) To achieve a good EMI performance and to reduce the line frequency voltage ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.
- (b) The circuit loop of all switching circuit should be kept as small as possible.

- (c) Bias supply trace should be connected to the bias supply capacitor first and then to the GND pin. The bias supply capacitor should be put beside the IC.
- (d) The loop consisting of ' ISET pin – current sample resistor – GND pin' should be kept as small as possible.
- (e) The resistor divider connected to VSEN pin is recommended to be put beside the IC.
- (f) The control circuit is recommended to be put outside the power circuit loop.




Fig.9 Example Layout

## Design Example

A design example of typical application is shown below step by step.

### #1. Identify Design Specification

Design Specification			
V <sub>AC_MIN</sub>	90V	V <sub>AC_MAX</sub>	264V
V <sub>OUT</sub>	12V	I <sub>OUT</sub>	0.35A
η	78%		

### #2. Inductor design(L)

Refer to **Inductor (L)**

Design Specification			
V <sub>AC_MIN</sub>	90V	V <sub>AC_MAX</sub>	264V
V <sub>OUT</sub>	12V	I <sub>OUT</sub>	0.35A
P <sub>OUT</sub>	4.2W	η	78%
f <sub>IN_MIN</sub>	35KHz	V <sub>D_F</sub>	1V

(a) Compute relative t<sub>s</sub>, t<sub>1</sub>

$$t_s = \frac{1}{f_{S\_MIN}} = \frac{1}{35k} = 28.57\mu s$$

$$t_1 = \frac{(t_s - t_1) \times (V_{OUT} + V_{D\_F})}{\sqrt{2} \times V_{AC\_MIN} - V_{OUT}} = \frac{(28.57\mu s - t_1) \times 13V}{115V} = 2.9\mu s$$

(b) Compute maximum peak current I<sub>L\_PK\_MAX</sub> and inductor L

$$I_{L\_PK\_MAX} = \frac{2 \times V_{OUT} \times I_{OUT}}{\sqrt{2} \times V_{AC\_MIN} \times \frac{t_1}{t_s} \times \eta} = \frac{2 \times 12V \times 0.35A}{\sqrt{2} \times 90V \times \frac{2.9\mu s}{28.57\mu s} \times 0.78} = 0.84A$$

$$L = \frac{(\sqrt{2} \times V_{AC\_MIN} - V_{OUT}) \times t_1}{I_{L\_PK\_MAX}} = \frac{115V \times 2.9\mu s}{0.84A} = 397\mu H$$

Set L = 400μH

### #3. Compute Input capacitor

Refer to **Input capacitor C<sub>BUS</sub>**

Generally, the input capacitor C<sub>BUS</sub> is selected by

$$C_{BUS} = 4\mu F / W \text{ (half bridge rectifier), or}$$

$$C_{BUS} = 2\mu F / W \text{ (full bridge rectifier).}$$

Then  $C_{BUS} = 4 \times 4.2W = 16.8\mu F$

#4. Set VIN pin

Refer to **Start up**

Conditions			
$V_{BUS\_MIN}$	$90V \times \sqrt{2}$	$V_{BUS\_MAX}$	$264V \times \sqrt{2}$
$I_{ST}$	18 $\mu A$ (max)	$V_{VIN\_ON}$	14.6V (typical)
$t_{ST}$	2s (designed by user)		

(a)  $R_{ST}$  is preset

$$R_{ST} < \frac{V_{BUS\_MIN}}{I_{ST}} = \frac{90V \times \sqrt{2}}{18\mu A} = 7.07M\Omega$$

Set  $R_{ST}$

$$R_{ST} = 4M$$

(b) Design  $C_{VIN}$

$$C_{VIN} = \frac{\left(\frac{V_{BUS\_MIN}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VIN\_ON}} = \frac{\left(\frac{90V \times \sqrt{2}}{4M\Omega} - 18\mu A\right) \times 2s}{14.6V} = 1.89\mu F$$

Set  $C_{VIN}$

$$C_{VIN} = 2.2\mu F$$

#5. Set current sense resistor to achieve ideal output current

Refer to **Constant-current control**

Known conditions at this step			
$V_{REF}$	0.675V	$I_{OUT\_LIM}$	0.525A

The current sense resistor is

$$\begin{aligned} R_{ISET} &= \frac{V_{REF}}{2 \times I_{OUT\_LIM}} \\ &= \frac{0.675V}{2 \times 0.525A} \\ &= 0.64\Omega \end{aligned}$$

Set  $R_S$

$$R_S = 0.68\Omega$$

#6. Set VSEN pin

Refer to **Output Voltage Control**

Conditions			
V <sub>OUT</sub>	12V	V <sub>VSEN_REF</sub>	1.25V
R <sub>VSENU</sub>	38K		

Compute R<sub>VSEND</sub>

$$R_{VSEND} = \frac{R_{VSENU} \times V_{VSEN\_REF}}{V_{OUT} - V_{VSEN\_REF}} = \frac{38K \times 1.25V}{12V - 1.25V} = 4.418K$$

Set R<sub>VSEND</sub>

$$R_{VSEND} = 4.3k\Omega$$

## Circuit schematic






Fig.10 Example for 12V/0.35A


**SO8 Package outline & PCB layout design**




**Recommended Pad Layout  
(Reference only)**



**Top view**



**Side view**




**Front view**

**Notes: All dimension in millimeter and exclude mold flash & metal burr.**


## Taping & Reel Specification

### 1. Taping orientation

SO8



### 2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch (mm)	Reel size (Inch)	Trailer length (mm)	Leader length (mm)	Qty per reel
SO8	12	8	13"	400	400	2500

### 3. Others: NA

**IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: [www.silergy.com](http://www.silergy.com)

© 2018 Silergy Corp.

All Rights Reserved.