

Product Overview

The NSi810xC devices are low cost bidirectional isolators that are compatible with I²C interface. The NSi810xC devices are AEC-Q100 qualified. The NSi810xC devices are safety certified by UL1577 support several insulation withstand voltages (3.75kV_{rms}, 5kV_{rms}), while providing high electromagnetic immunity and low emissions at low power consumption. The I²C clock of the NSi810xC is up to 2MHz, and the common-mode transient immunity (CMTI) is up to 150kV/us. Wide supply voltage of the NSi810xC device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

Key Features

- Up to 5000V_{rms} Insulation voltage
- I²C Clock rate: up to 2MHz
- Power supply voltage: 2.5V to 5.5V
- AEC-Q100 Grade 1 qualified
- High CMTI: 150kV/us
- Chip level ESD: HBM: ±6kV
- High system level EMC performance:
 - Enhanced system level ESD, EFT, Surge immunity
- Isolation barrier life: >60 years
- Low power consumption: 1.5mA/ch (1 Mbps)
- Low propagation delay: <15ns
- Operation temperature: -40°C~125°C
- RoHS-compliant packages:
 - SOP8
 - SOW16

Safety Regulatory Approvals

- UL recognition: up to 5000V_{rms} for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA component notice 5A
- DIN VDE V 0884-11:2017-01

Applications

- Power over ethernet
- Isolated I²C, SMBus, or PMBus interface
- I²C level shifting
- Battery Management

Device Information

Part Number	Package	Body Size
NSi810xNC-DSPR	SOP8	6.00mm × 5.00mm
NSi810xWC-DSWR	SOW16	10.30mm × 7.50mm

Functional Block Diagrams




Figure 1. NSi810xNC Block Diagram




Figure 2. NSi810xWC Block Diagram

INDEX

1. PACKAGE INFORMATION.....3

2. ABSOLUTE MAXIMUM RATINGS.....4

3. RECOMMENDED OPERATING CONDITIONS.....5

4. THERMAL CHARACTERISTICS..... 5

5. SPECIFICATIONS..... 5

 5.1. ELECTRICAL CHARACTERISTICS..... 5

 5.2. TYPICAL PERFORMANCE CHARACTERISTICS..... 9

 5.3. PARAMETER MEASUREMENT INFORMATION..... 10

6. HIGH VOLTAGE FEATURE DESCRIPTION..... 10

 6.1. INSULATION AND SAFETY RELATED SPECIFICATIONS..... 10

 6.2. DIN VDE V 0884-11 (VDE V 0884-11) :2017-01 INSULATION CHARATERISTICS..... 11

 6.3. REGULATORY INFORMATION..... 12

7. FUNCTION DESCRIPTION.....13

8. APPLICATION NOTE..... 15

 8.1. PCB LAYOUT..... 15

9. PACKAGE INFORMATION.....16

10. ORDER INFORMATION..... 17

11. TAPE AND REEL INFORMATION..... 18

12. REVISION HISTORY.....22

1. Package Information




Figure 1.1 NSi8100NC/NSi8101NC Package

Table1.1 NSi8100NC/ NSi8101NC Pin Configuration and Description

<i>NSi8100NC PIN NO.</i>	<i>NSi8101NC PIN NO.</i>	<i>SYMBOL</i>	<i>FUNCTION</i>
1	1	VDD ₁	Power Supply for Isolator Side 1
2	2	SDA ₁	Serial data input /output, Side 1
3	3	SCL ₁	Serial clock input /output, Side 1
4	4	GND ₁	Ground 1, the ground reference for Isolator Side 1
5	5	GND ₂	Ground 2, the ground reference for Isolator Side 2
6	6	SCL ₂	Serial clock input /output, Side 2
7	7	SDA ₂	Serial data input /output, Side 2
8	8	VDD ₂	Power Supply for Isolator Side 2




Figure 1.2 NSi8100WC/ NSi8101WC Package

Table6.2 NSi8100WC/ NSi8101WC Pin Configuration and Description

<i>NSi8100WC PIN NO.</i>	<i>NSi8101WC PIN NO.</i>	<i>SYMBOL</i>	<i>FUNCTION</i>
--------------------------	--------------------------	---------------	-----------------

1	1	GND ₁	Ground 1, the ground reference for Isolator Side 1
2	2	NC	No Connection.
3	3	VDD ₁	Power Supply for Isolator Side 1
4	4	NC	No Connection.
5	5	SDA ₁	Serial data input /output, Side 1
6	6	SCL ₁	Serial clock input /output, Side 1
7	7	GND ₁	Ground 1, the ground reference for Isolator Side 1
8	8	NC	No Connection.
9	9	GND ₂	Ground 2, the ground reference for Isolator Side 2
10	10	NC	No Connection.
11	11	SCL ₂	Serial clock input /output, Side 2
12	12	SDA ₂	Serial data input /output, Side 2
13	13	NC	No Connection.
14	14	VDD ₂	Power Supply for Isolator Side 2
15	15	NC	No Connection.
16	16	GND ₂	Ground 2, the ground reference for Isolator Side 2

2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage	VDD1, VDD2	-0.5		6.5	V	
Maximum Input Voltage	SDA ₁ , SDA ₂ , SCL ₁ , SCL ₂	-0.4		VDD+0.4 ¹	V	
Maximum Input Pulse Voltage	SDA ₁ , SDA ₂ , SCL ₁ , SCL ₂	-0.8		VDD+0.8	V	Pulse width should be less than 100ns, and the duty cycle should be less than 10%
Output current	I _o	-15		15	mA	
Maximum Surge Isolation Voltage	V _{IOSM}			5.3	kV	
Operating Temperature	T _{opr}	-40		125	°C	
Storage Temperature	T _{stg}	-40		150	°C	
Electrostatic discharge	HBM			±6000	V	
	CDM			±2000	V	

¹The maximum voltage must not exceed 6.5V.

3. Recommended Operating Conditions

Parameters	Symbol	min	typ	max	unit
Power Supply Voltage	VDD1, VDD2	2.5		5.5	V
Operating Temperature	Topr	-40		125	°C
Side1 High Level Input Voltage	VIH1	0.6			V
Side1 Low Level Input Voltage	VIL1			0.4	V
Side2 High Level Input Voltage	VIH2	2			
Side2 Low Level Input Voltage	VIL2			0.8	
Data rate	DR	0		2	Mbps

4. Thermal Characteristics

Parameters	Symbol	SOW16	SOP8	Unit
IC Junction-to-Air Thermal Resistance	θ_{JA}	86.5	137.7	°C/W
Junction-to-case (top) thermal resistance	$\theta_{JC (top)}$	49.6	54.9	°C/W
Junction-to-board thermal resistance	θ_{JB}	49.7	71.7	°C/W

5. Specifications

5.1. Electrical Characteristics

(VDD1=2.5V~5.5V, VDD2=2.5V~5.5V, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power on Reset	VDD _{POR}		2.2		V	POR threshold as during power-up
	VDD _{HYS}		0.1		V	POR threshold Hysteresis
Start Up Time after POR	tr _{bs}		40		usec	
Common Mode Transient Immunity	CMTI	±100	±150		kV/us	
SDA,SCL logic low leakage	IIL			15	uA	
Side 1 Logic Level						
Input Threshold	V _{ILT1}	400			mV	Input Threshold at rising edge
	V _{IHT1}			600	mV	
	V _{IT_HYS1}		100		mV	Input Threshold Hysteresis
Low Level Output Voltage	V _{OL1}	650		800	mV	I _{OL} ≤ 4mA, R _{PULL UP} =1K

Low-level output voltage to high-level input voltage threshold difference	ΔV_{OIT1}	70			mV	
Side 2 Logic Level						
Input Threshold	V_{ILT2}		1.6		V	Input Threshold at rising edge
	V_{IT_HYS2}		0.4		V	Input Threshold Hysteresis
High Level Input Voltage	V_{IH2}	2.0			V	
Low Level Input Voltage	V_{IL2}			0.8	V	
Low Level Output Voltage	V_{OL}			0.5	V	$I_{OL} \leq 30mA$

(VDD1=5V± 10%, VDD2=5V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	NSi8100C					
	$I_{DD1}(Q0)$		5.10	7.5	mA	All Input 0V
	$I_{DD2}(Q0)$		3.96	5.7	mA	
	$I_{DD1}(Q1)$		2.52	3.6	mA	All Input at supply
	$I_{DD2}(Q1)$		1.78	2.5	mA	
	$I_{DD1}(2M)$		3.83	5.7	mA	All Input with 2MHz, C _L =15pF
	$I_{DD2}(2M)$		2.78	4.2	mA	
	NSi8101C					
	$I_{DD1}(Q0)$		4.08	6.12	mA	All Input 0V
	$I_{DD2}(Q0)$		2.81	4.22	mA	
	$I_{DD1}(Q1)$		1.6	2.4	mA	All Input at supply
	$I_{DD2}(Q1)$		1.69	2.54	mA	
	$I_{DD1}(2M)$		2.65	3.98	mA	All Input with 2MHz, C _L =15pF
	$I_{DD2}(2M)$		4	6	mA	
Clock rate	DR	0		2	MHz	
Propagation Delay	t_{PLH12}		24.8	37.2	ns	See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD
	t_{PHL12}		32.8	49.2	ns	See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD
	t_{PLH21}		24	36	ns	See figure 2.6,

						R1=1500Ω, R2=500Ω, NO LOAD
	t _{PHL21}		38	57	ns	See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD
Pulse Width Distortion	PWD ₁₂		8	12	ns	t _{PHL12} - t _{PLH12}
	PWD ₂₁		14	21	ns	t _{PHL21} - t _{PLH21}
Falling Time	t _{f1}		10.6	15.9	ns	C _L = 30pF
	t _{f2}		22.8	34.2	ns	C _L = 300pF

(VDD1=3.3V± 10%, VDD2=3.3V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 3.3V, VDD2 = 3.3V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	NSi8100C					
	I _{DD1} (Q0)		4.96	7.4	mA	All Input 0V
	I _{DD2} (Q0)		3.85	5.6	mA	
	I _{DD1} (Q1)		2.40	3.5	mA	All Input at supply
	I _{DD2} (Q1)		1.68	2.4	mA	
	I _{DD1} (2M)		3.69	5.6	mA	All Input with 2MHz, C _L =15pF
	I _{DD2} (2M)		2.67	4.2	mA	
	NSi8101C					
	I _{DD1} (Q0)		4	6	mA	All Input 0V
	I _{DD2} (Q0)		2.72	4.08	mA	
	I _{DD1} (Q1)		1.53	2.3	mA	All Input at supply
	I _{DD2} (Q1)		1.61	2.42	mA	
	I _{DD1} (2M)		2.68	4.02	mA	All Input with 2MHz, C _L =15pF
	I _{DD2} (2M)		3.48	5.22	mA	
Clock rate	DR	0		2	MHz	
Propagation Delay	t _{PLH12}		29	43.5	ns	See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD
	t _{PHL12}		39.8	59.7	ns	See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD

	t_{PLH21}		30	45	ns	See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD
	t_{PHL21}		61	91.5	ns	See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD
Pulse Width Distortion	PWD ₁₂		10.8	16.2	ns	$ t_{PHL12} - t_{PLH12} $
	PWD ₂₁		31	46.5	ns	$ t_{PHL21} - t_{PLH21} $
Falling Time	t_{f1}		15.6	23.4	ns	$C_L = 30pF$
	t_{f2}		32	48	ns	$C_L = 300pF$

(VDD1=2.5V± 10%, VDD2=2.5V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 2.5V, VDD2 = 2.5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	NSi8100C					
	I _{DD1} (Q0)		4.89	7.3	mA	All Input 0V
	I _{DD2} (Q0)		3.79	5.5	mA	
	I _{DD1} (Q1)		2.34	3.4	mA	All Input at supply
	I _{DD2} (Q1)		1.63	2.3	mA	
	I _{DD1} (2M)		3.61	5.4	mA	All Input with 2MHz, C _L =15pF
	I _{DD2} (2M)		2.59	4	mA	
	NSi8101C					
	I _{DD1} (Q0)		3.95	5.93	mA	All Input 0V
	I _{DD2} (Q0)		2.67	4.01	mA	
	I _{DD1} (Q1)		1.5	2.25	mA	All Input at supply
	I _{DD2} (Q1)		1.57	2.36	mA	
	I _{DD1} (2M)		2.81	4.21	mA	All Input with 2MHz, C _L =15pF
	I _{DD2} (2M)		2.86	4.28	mA	
Clock rate	DR	0		2	MHz	
Propagation Delay	t_{PLH12}		33	49.5	ns	See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD
	t_{PHL12}		52	78	ns	See figure 2.6, R1=1500Ω, R2=500Ω,

						NO LOAD
	t_{PLH21}		47	70.5	ns	See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD
	t_{PHL21}		100	150	ns	See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD
Pulse Width Distortion	PWD ₁₂		19	28.5	ns	$ t_{PHL12} - t_{PLH12} $
	PWD ₂₁		53	79.5	ns	$ t_{PHL21} - t_{PLH21} $
Falling Time	t_{f1}		22	33	ns	$C_L = 30pF$
	t_{f2}		36	54	ns	$C_L = 300pF$

5.2. Typical Performance Characteristics




Figure 5.1 Rising Edge Propagation Delay Vs Temp




Figure 5.2 Falling Edge Propagation Delay Vs Temp




Figure 5.3 Rising Edge Propagation Delay Vs Temp




Figure 5.4 Falling Edge Propagation Delay Vs Temp





Figure 5.5 Falling time(@27pF) Vs Temp

Figure 5.6 Falling time(@300pF) Vs Temp

5.3. Parameter Measurement Information





Figure 5.7 Switching Characteristic Test Circuit and Voltage Waveforms




Figure 5.8 Common-Mode Transient Immunity Test Circuit

6. High Voltage Feature Description

6.1. Insulation And Safety Related Specifications

Parameters	Symbol	Value		Unit	Comments
		SOP8	SOW16		
Minimum External Air Gap (Clearance)	L(I01)	4.0	8.0	mm	Shortest terminal-to-terminal distance through air
Minimum External Tracking (Creepage)	L(I02)	4.0	8.0	mm	Shortest terminal-to-terminal distance across the package surface
Minimum internal gap	DTI	20		um	Distance through insulation
Tracking Resistance(Comparative Tracking Index)	CTI	>400		V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		II			

6.2. DIN VDE V 0884-11 (VDE V 0884-11) :2017-01 INSULATION CHARATERISTICS

Description	Test Condition	Symbol	Value		Unit
			SOP8	SOW16	
Installation Classification per DIN VDE 0110					
For Rated Mains Voltage $\leq 150V_{rms}$			I to IV	I to IV	
For Rated Mains Voltage $\leq 300V_{rms}$			I to III	I to IV	
For Rated Mains Voltage $\leq 400V_{rms}$			I to III	I to IV	
Climatic Classification			10/105/21	10/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	2	
Maximum repetitive isolation voltage		V_{IORM}	565	1166	Vpeak
Maximum working isolation voltage	AC	V_{IOWM}	400	824	Vrms
	DC		565	1166	Vpeak
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.5 = V_{pd(m)}$, 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{pd(m)}$	847	1749	Vpeak
Input to Output Test Voltage, Method A					
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	678	1399	Vpeak
After Input and /or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	678	1399	Vpeak
Maximum transient isolation voltage	$t = 60$ sec	V_{IOTM}	5300	7000	Vpeak
Maximum Surge Isolation Voltage	Test method per IEC60065,1.2/50us waveform, $V_{TEST}=1.3 \times V_{IOSM}$	V_{IOSM}	5384	5384	Vpeak
Isolation resistance	$V_{IO} = 500V$	R_{IO}	$>10^9$	$>10^9$	Ω
Isolation capacitance	$f = 1MHz$	C_{IO}	0.6	0.6	pF
Input capacitance		C_I	2	2	pF
Total Power Dissipation at 25°C		Ps		1499	mW
Safety input, output, or supply current	$\theta_{JA} = 140$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C	Is	160		mA
	$\theta_{JA} = 84$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C			237	mA

Case Temperature		Ts	150	150	°C
------------------	--	----	-----	-----	----





Figure 6.1 NSi8100NC/NSi8101NC Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-



11

Figure 6.2 NSi8100WC/NSi8101WC Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

6.3. Regulatory Information

The NSi8100NC/NSi8101NC are approved by the organizations listed in table.

	CUL	VDE	CQC
UL 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-11(VDE V 0884-11):2017-01 ²	Certified by CQC11-471543-2012 GB4943.1-2011
Single Protection, 3750V _{rms} Isolation voltage	Single Protection, 3750V _{rms} Isolation voltage	Basic Insulation 565V _{peak} , V _{IOSM} =5384V _{peak}	Basic insulation at 400V _{rms} (565V _{peak})
File (E500602)	File (E500602)	File (5024579-4880-0001)	File (pending)

¹ In accordance with UL 1577, each NSi8100NC/NSi8101NC is proof tested by applying an insulation test voltage ≥ 4500 V_{rms} for 1 sec.

² In accordance with DIN VDE V 0884-11, each NSi8100NC/NSi8101NC is proof tested by applying an insulation test voltage ≥ 847 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN VDE V 0884-11.

The NSi8100WC/NSi8101WC are approved by the organizations listed in table.

CUL	VDE	CQC
UL 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-11(VDE V 0884-11):2017-01 ²
Single Protection, 5000V _{rms} Isolation voltage	Single Protection, 5000V _{rms} Isolation voltage	Certified by CQC11-471543-2012 GB4943.1-2011
File (E500602)	Basic Insulation 849V _{peak} , V _{IOSM} =5384V _{peak}	Basic insulation at 800V _{RMS} (1131V _{peak}) Reinforced insulation at 400V _{rms} (565V _{peak})
File (E500602)	File (E500602)	File (5024579-4880-0001)
		File (pending)

¹ In accordance with UL 1577, each NSi8100WC/NSi8101WC is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 sec.

² In accordance with DIN VDE V 0884-11, each NSi8100WC/NSi8101WC is proof tested by applying an insulation test voltage ≥ 1273 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN VDE V 0884-11 approval.

7. Function Description

The NSi810xC is a bidirectional isolator based on a capacitive isolation barrier technique. The NSi810xC devices are compatible with I²C interface. Internally, the I²C interface is split into two unidirectional channels communicating in opposing directions via a dedicate capacitive isolation channel for each. The digital signal is modulated with RF carrier generated by the internal oscillator at the Transmitter side. Then it is transferred through the capacitive isolation barrier and demodulated at the Receiver side.

The NSi8100C devices are high reliability dual-channel bidirectional isolators for clock and data lines while NSi8101 has a bidirectional data and a unidirectional clock channel. The NSi8100C is suitable for multi-master application while NSi8101 is useful in a single master application.

The Side 2 logic levels of NSi810xC are standard I²C value, and the maximum load for side 2 is ≤ 400pF. So multiple NSi810xC devices connected to a bus by their Side 2 pins can communicate with each other and with other I²C compatible devices.

The Side 1 logic levels of NSi810xC are not standard value. The output low level of NSi810 x is 650mV, while low-level output voltage to high-level input voltage threshold is 50mV. This prevents an output logic low at Side 1 being transmitted back to Side 2 and pulling down the I²C bus.

The NSi810xC devices are AEC-Q100 qualified. The NSi810xC device is safety certified by UL1577 support several insulation withstand voltages (3.75kV_{rms}, 5kV_{rms}), while providing high electromagnetic immunity and low emissions at low power consumption. The I²C clock of the NSi810xC is up to 2MHz, and the common-mode transient immunity (CMTI) is up to 150kV/us. Wide supply voltage of the NSi810xC device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.




Figure 7.1 Simplified Channel Diagram




Figure 7.2 OOK Based Modulation Scheme

The Table 4.1 shows the functional of NSi810xC. The NSi810xC is high impedance output when VDDIN is unready and VDDOUT is ready as shown in.

Table 4.1 Output status vs. power status

<i>Input</i>	<i>VDD1 status</i>	<i>VDD2 status</i>	<i>Output</i>	<i>Comment</i>
H	Ready	Ready	Z	Normal operation.
L	Ready	Ready	L	
X	Unready	Ready	Z	The output follows the same status with the input within 60us after input side VDD1 is powered on.
X	Ready	Unready	X	The output follows the same status with the input within 60us after output side VDD2 is powered on.

8. Application Note

8.1. Pcb Layout

The NSi810xC requires a 0.1 μF bypass capacitor between VDD1 and GND1, VDD2 and GND2. The capacitor should be placed as close as possible to the package. Figure 5.1 to Figure 5.4 show the recommended PCB layout, make sure the space under the chip should keep free from planes, traces, pads and via. The pull-up resistors required for both Side 1 and Side 2 buses. And the value of the resistors depend on the number of I²C devices on the bus.




Figure8.1 Recommended PCB Layout — Top Layer




Figure8.2 Recommended PCB Layout — Bottom Layer




Figure8.3 Recommended PCB Layout — Top Layer




Figure8.4 Recommended PCB Layout — Bottom Layer

9. Package Information




Figure 9.1 SOP8 Package Shape and Dimension in millimeters






Figure 9.2 SOW16 Package Shape and Dimension in millimeters

10. Order Information

<i>Part No.</i>	<i>Isolation Rating(kV)</i>	<i>Number of side 1 inputs</i>	<i>Number of side 2 inputs</i>	<i>Max Clock Rate (MHz)</i>	<i>Temperature</i>	<i>MSL</i>	<i>Automotive</i>	<i>Package</i>	<i>SPQ</i>
NSi8100NC	3.75	2	2	2	-40 to 125°C	3	NO	SOP8	2500
NSi8101NC	3.75	2	1	2	-40 to 125°C	3	NO	SOP8	2500
NSi8100WC	5	2	2	2	-40 to 125°C	2	NO	SOW16	1000
NSi8101WC	5	2	1	2	-40 to 125°C	2	NO	SOW16	1000

NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.
All devices are AEC-Q100 qualified.

11. Tape and Reel Information



ARBOR HOLE
DETAIL A
SCALE : 3:1

PRODUCT SPECIFICATION						
TAPE WIDTH	ϕA ± 2.0	ϕN ± 2.0	W1	W2 (MAX)	W3	E (MIN)
08MM	330	178	$8.4^{+1.5}_{-0.0}$	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	$12.4^{+2.0}_{-0.0}$	18.4		5.5
16MM	330	178	$16.4^{+2.0}_{-0.0}$	22.4		5.5
24MM	330	178	$24.4^{+2.0}_{-0.0}$	30.4		5.5
32MM	330	178	$32.4^{+2.0}_{-0.0}$	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW 10^{12}	ANTISTATIC	ALL TYPES
B	10^8 TO 10^{11}	STATIC DISSIPATIVE	BLACK ONLY
C	10^9 & BELOW 10^9	CONDUCTIVE (GENERIC)	BLACK ONLY
E	10^8 TO 10^{11}	ANTISTATIC (COATED)	ALL TYPES







Figure 11.1 Tape and Reel Information of SOP8



ARBOR HOLE
DETAIL A
SCALE : 3:1

PRODUCT SPECIFICATION						
TAPE WIDTH	ϕA ± 2.0	ϕN ± 2.0	W1	W2 (MAX)	W3	E (MIN)
08MM	330	178	$8.4^{+1.5}_{-0.0}$	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	$12.4^{+2.0}_{-0.0}$	18.4		5.5
16MM	330	178	$16.4^{+2.0}_{-0.0}$	22.4		5.5
24MM	330	178	$24.4^{+2.0}_{-0.0}$	30.4		5.5
32MM	330	178	$32.4^{+2.0}_{-0.0}$	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW 10^{12}	ANTISTATIC	ALL TYPES
B	10^9 TO 10^{11}	STATIC DISSIPATIVE	BLACK ONLY
C	10^5 & BELOW 10^5	CONDUCTIVE (GENERIC)	BLACK ONLY
E	10^9 TO 10^{11}	ANTISTATIC (COATED)	ALL TYPES



1. 10 sprocket hole pitch cumulative tolerance ± 0.20 .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy .
4. All dimensions meet EIA-481 requirements.
5. Thickness : 0.30 ± 0.05 mm.
6. Packing length per 22" reel : 378 Meters.(復巻 N=122)
7. Component load per 13" reel : 1000 pcs.
8. Surface resistivity : $10^5 \sim 10^{10} \Omega/\square$



W	16.00±0.20
A0	10.75±0.10
B0	10.70±0.10
K0	2.80±0.10
K1	2.50±0.10





Figure 11.2 Tape and Reel Information of SOW16

12. Revision History

Revision	Description	Date
1.0	Original	2021/6/21